I. INTRODUCTION
By January 2001 the European standard, EN61000-3-2, will be a reality. The limits on the current harmonics imposed by EN61000-3-2 have been one of the driving forces in the past decade concerning research in the field of Power Factor Correction (PFC) and Input Current Shaping (ICs). For many applications, the main goal is not to achieve unity Power Factor (PF) but just to stay within the harmonic current-limits by minimum effort concerning circuit-complexity, cost and loss of efficiency. Therefore researchers have put a lot effort into developing power converters that could achieve PFC together with fast regulation of the output voltage ([I], [2] ) (Single-stage topologies). The most commonly used topology for PFC, is the boost-converter. The distinct advantage of this topology is the continuous input current making EMIfiltering less of a problem compared to buck, buck-boost topologies. By using a boost-converter the output voltage has to be higher than the line peak voltage, which is not necessarily the optimal operating point for the following DC/DC-stage.
The SEPIC converters input current is continuous and the output voltage can be lower than the line peak voltage. The major drawback of the SEPIC converter is the high current and voltage stress of the components [3] .
In When considering the different PFC topologies that are able to produce a voltage below the line peak voltage, the SEPIC converter seems to be an attractive alternative; mainly because of the continuous input current. In this paper a converter based on the SEPIC converter will be proposed as a PFC front-end. The voltage stress in the proposed converter is comparable with the voltage stress in the boost converter.
In section I1 the proposed Modified SEPIC converter will be introduced. In section 111, two different operation modes will be described and in section IV the theoretical calculations of section I11 will be experimentally verified with two different prototypes for line voltages in the range of 185Vac-270Vac. The proposed converter is based on the classical SEPIC converter shown in Fig. 1 , and compared to this converter, the proposed Modified SEPIC converter differs in two ways. The capacitor CI is a large bulk capacitor; a diode is placed in series with the inductor L2. The bulk capacitor serves to decouple the pulsating input power, and the diode insures that the inductor L2 can be operated in discontinuous mode (DCM) without the capacitor C1 being charged to above the peak line voltage. In the denominator of (1) the first fraction is related to the direct power transferred through L, and the second fraction is related to the power transferred through L2.
It is assumed that the bulk capacitor voltage, Vcl, is constant during one half line period and therefore also during one switching cycle. The assumption that VC, is constant during one half of the line period is not entirely correct. Twice the line frequency voltage-variation will be present on the capacitor C I. Fig. 2 . Modified PFC SEPIC converter.
The input power to the converter is given by: The inductor L2 does not necessarily have to be operated in DCM but by insuring that no current can flow in the "off' direction of D2, the voltage Vcl can arbitrarily be controlled by the ratio of L1 to Lz, as long as the sum of the output voltage and Vcl is higher than the line peak voltage.
The drawback of adding D2 in series with b, is not so much the power loss, since only part of the total power flows through D2, but the inherent galvanic isolation possibility is lost.
OPERATION MODES
The modes described in this section, are all with the Modified SEPIC converter in DCM. The DCM operation is often used in low-power applications. The advantage of this mode is small magnetics, no reverse recovery problems with the rectifiers and reduced turn-on losses in the switch. The downside is higher rms-currents and more HF noise.
A. Fast regulation of the output
When regulating the boost PFC converter, a slow outer control loop is always applied in order not to regulate the pulsating input-power. This is not necessary with the Modified SEPIC converter because that the input-power is internally decoupled by the series bulk capacitor. The output is thereby decoupled from the input, and a fast loop can be implemented.
The output power consists of two contributions; the direct transferred power from the input through L1 and the contribution from the series bulk capacitor, C 1, through L2 to the output.
Because of the fast regulation loop the output power will be kept constant and the duty-cycle, d(t), will be adjusted accordingly.
In (2), N is the number of switch cycles during one half line period, and n is a running integer.
It has been shown in numerous papers (e.g. [2] , [3] and [IO] ) how VCl can be determined numerically. By using (1) and (2) one can determine Vc, as a hnction of the ratio LI to L2, the input voltage and a given output voltage. The ratio of L1 to L2 should be chosen so that the maximum voltage level applied to C1 and Q1 in Fig.2 is below the desired level.
In order to demonstrate the input current shaping a 200V output Modified SEPIC converter will be used. The use of 500V MOSFETs is desirable, so the ratio of L1 to L2 will be adjusted according to a maximum voltage stress on Q1 of 450V. The capacitor C1 should then be able to withstand 250V. With a ratio LI/L2 = 1.25, the voltage at the drain of QI will stay below 450V.
Calculating the input current waveforms for a design of a lOOW converter operated from 185-270 Vac, results in the waveforms shown in Fig. 3 . Figure 4 shows the time varying duty-cycle. The increasing duty-cycle when the line voltage drops from the peak value, is responsible for the current shaping.
Designing the fast outer voltage loop becomes increasingly difficult the larger the output capacity becomes. In the standard boost converter the output capacitor has to be large enough to decouple the pulsating input-power to meet the required ripple-voltage specifications. For the Modified SEPIC converter C1 serves as the decoupling capacitor, so small polyester capacitors can be used at the output. If holdup time is required, the main energy storage is then the series bulk capacitor, C 1.
The amount of energy stored is given by:
At low line, the voltage on Vcl is at its minimum and it is therefore in this situation, the value of the capacitor must be chosen to secure the hold-up capability. In case of a line failure the converter performs an active energy transferring from VCl to the output. With the input cut-off, the converter is reduced to a buck-boost converter.
For converters with passive energy-storage (e.g. boost, buck-boost) the useable energy can be determined by:
In (4) CO and Vo is the capacitance and voltage at the output, and Vmi, is the minimum voltage that can be accepted at the output.
Using (3) and (4) a comparison of the energy storage capability can be made:
The Modified SEPIC converter with a maximum voltage stress of 450V at 270Vac, will have a minimum storage capacitor voltage of IOOV at 185Vac. If the same size capacitor where to be used in a PFC buck-boost converter with an output voltage of 200V, using (5), the minimum voltage that the buck-boost converter should be able to handle is 173V, or a voltage drop of 13.5% of the output voltage. If the following DC/DC-stage can handle a larger voltage drop, the hold-up capabilities are better for the buckboost converter and vice versa.
B. Constant peak-current control
By using fast regulation of the output, the resulting dutycycle was seen to have a good current shaping quality. Using peak-current control with a slow voltage loop will also provide inherent high-quality input-current shaping.
When keeping the switch peak-current constant over one half line period, the duty-cycle function can be described as:
In (6) Iref is the demand peak-current set by the voltage loop. Since the voltage loop is slow, this reference current can be regarded as a constant, also with regard to the line period.
By inserting (6) into (1) and (2), the bulk capacitor voltage Vcl can be calculated in the same manner as before.
The duty-cycle hnction for a 200W, 200V Modified SEPIC converter is shown in Fig. 5 , and the resulting input current is shown in Fig. 6 . The values of L1 and L2 are 220 uH and 160 uH. 200uH, Ci = 680~F/250V, C2 = 2.2~Fl250V, Qi = IFW830 (500V). Fig. 7 shows the resulting input current for line voltages of 185Vac, 230Vac and 270Vac.
Line period (ms) Fig. 6 . Input-current waveform for the Modified SEPIC converter with constant peak-current control.
The resulting current waveforms shown in Fig. 6 , is not far from being sinusoidal.
In the constant peak-current controlled converter, the energy storage can be placed at the output without creating stability problems. But in order to keep the voltage relatively constant on C1, a certain amount of capacitance should make up this capacitor.
With respect to the hold-up capability, it is not indifferent where the capacitance is located. The total energy storage to be used in case of a line failure is now, for the Modified SEPIC converter with a bulk capacitor at the output, the sum of (3) and (4). This means, that if the left side of (5) is larger than 1, the capacitance is more useful at the output and vice versa.
C. Alternative control strategies
The simple voltage follower approach can also be used. The input current will exhibit the same properties as a boost converter operated in the same way.
A dedicated PFC control scheme is of course always a possibility if unity PF is the goal.
Iv. EXPERIMENTAL RESULTS
To verify the two operation modes, two prototypes have been tested. From a Power Factor point of view, the constant peak-current approach offers the most consistent high-quality current and the attention will therefore mainly be on the constant peak-current controlled converter (prototype 2).
A . Prototype I
The first prototype with the fast-regulated output voltage was tested with a simple voltage feedback loop. There is very god correlation with the predicted inputcurrent waveforms of Fig. 3 . The asymmetry of the waveforms of Fig. 7 is caused by the I OOHz voltage variation on the bulk capacitor CI. Even though the PF drops rapidly when the line voltage decreases, the harmonic content of the current (not shown), is well below the limits of EN61000-3-2, both class D and class A.
B. Prototype 2
The second prototype was realized with the constant peakcurrent control. The experimental results were taken from a 200W, 200V output for 185Vac-270Vac. The following component values were used for this prototype: L1 = 220uH, IRFBXlON5OA (500V).
The input-current of the Modified SEPIC converter with the constant peak-current control is shown in Fig. 8 . Again, the correlation between the predicted current waveforms of The efficiency at maximum output power over the line voltage variation is above 93%. The line variation has very little effect on the efficiency, below 0.5% percent. Compared to a boost converter, the high-line efficiency of the Modified SEPIC converter is relatively far away from what can be expected from a boost converter, but at the low line, this relation improves. Since a 4OOVDC link-voltage not necessarily is the optimal operation point for the following DC/DC stage, the total system efficiency could be as good, or better than a standard approach with a boost converter.
V. FUTURE WORK
The Modified SEPIC converter is not restricted to operate in DCM, even though this paper has only dealt with this operation mode. Ongoing work shows, that CCM operation is possible using the constant peak-current control. A working 200W prototype for universal mains (90Vac -270Vac) is being investigated and the results obtained in this work, will be presented in a future paper.
VI. CONCLUSSION
The task of shaping the input current to comply with EN61000-3-2 can be achieved using standard DC/DC control IC's. Reducing the voltage stress to a level where the range of components is larger makes the design easier to dedicate to a specific application. 
